Simple SOC using Cortex-M0

Designing a simple SOC

Introduction

System on Chips are an integral part of today's computing ecosystem. They are finding their way into many applications and are quite efficient. So, this project would help you design and implement your very own SOC.

How to get started?

Prerequisites - AMBA AHB Lite Protocol, Xilinx FPGA kit, Verilog HDL.

AHB Lite: https://www.eecs.umich.edu/courses/eecs373/readings/ARM_IHI0033A_AMBA_AHB-Lite_SPEC.pdf

Idea

As we all know the first hello world introductory project is always the LED blink we are going to do the same. In this project, we will be designing a SOC using ARM Cortex - M0 design start eval IP and would implement a GPIO output register using which we would toggle LEDs on the FPGA kit (ARTY-A7).

Difficulty Level: Intermediate

Instructions

1. Clone the repository into your local system

2. Create a new vivardo project and choose the RTL design option.

3. Add all the Verilog files to the project.

4. Depending on your FPGA kit add the constraints file. (ARTY - A7)

5. Run Synthesis, implementation, and finally generate the bitstream file.

6. Upload it to the FPGA kit.

Note(***):

1) In case you have an ARTY-A7 {35T} FPGA kit the GitHub repo includes the bitstream file. So, you can just upload it and see the result.

2) All of the code in the repository is commented and would be understood easily.

Demo Video

#projectofthemonth