FPGAPS

12 Projects13 Followers1 Following
Contact
Bio

Passionate About FPGA&Processing System Design | Sharing Expertise & Fostering Innovation | Provide training courses | Personalized support

Joined

July 2024

Location

Canada

Projects
How to configure, and validate a FFT IP core in Vivado using various test signals
FFT IP Core Tutorial: Vivado Simulation with Complex Numbers
252
Generate three signals with DDS compiler and implement lowpass filter in Vivado. The lowpass filter will filter the faster signal.
FPGA DSP: FIR Filter with DDS Compiler in Vivado
291
Learn how to implement a Numerically Controlled Oscillator (NCO) using CORDIC IP in Vivado!
CORDIC IP Tutorial: Create a NCO for Sine-Cosine Generation
204
Implement a sine wave generator on a ZCU104 board using block memory as a lookup table and clocking wizard, result demonstration with ILA
Dual-Frequency Sine Generator with LUT and ILA Debugging
156
Create a dual-core ARM application using Xilinx's Vivado and Vitis tools to control programmable logic (PL) with both A53 and R5 processors.
Dual Arm core hello world: control the PL using A53 and R5
317
PYNQ AXI GPIO and Memory Mapped IO (MMIO) Example: ARM Core Read User DIP Switch in Polling Mode and Control Circular Blinking LEDs status
PYNQ AXI GPIO & MMIO: Control Blinking LEDs With DIP Switch
87
Using AXI GPIO blocks for LED control and DIP switch input in Vivado use memory-mapped I/O with C pointers to access peripherals in Vitis
AXI GPIO, Memory-Mapped I/O MMIO, Read/Write Using C Pointer
660
Making a project in Vivado that contains both PL and PS side. Export XSA to Vits, make Hello World application with demonstration of result
Zynq Ultrascale+ Hello World in Vivado and Vitis
460
Products3+ Add products
Channels5+ Add channels
FPGAs
Top 5% Contributor
Jupyter
Member