Ninad Waingankar
Published

Hexadecimal counter on FPGA

Hexadecimal counter (0 to F) on Xilinx Spartan 6 FPGA. Counter is displayed on common anode 7 segment display with FPGA implemented VHDL.

IntermediateFull instructions provided1 hour705
Hexadecimal counter on FPGA

Things used in this project

Hardware components

MINI_SP6-SPARTAN 6 FPGA DEVELOPMENT BOARD
×1
common anode 7 segment display
×1
Male/Female Jumper Wires
Male/Female Jumper Wires
×1
Breadboard (generic)
Breadboard (generic)
×1

Software apps and online services

Xilinx Software Development Kit
AMD Xilinx Software Development Kit
Xilinx ISE 14.07 design suite (webpack edition)

Story

Read more

Schematics

Hexadecimal counter on FPGA

Code

Hexadecimal counter on FPGA

Assign user IO ports on FPGA using .ucf file. Use VHDL file to generate .bit file and burn on FPGA using Xilinx ISE 14.07.

Credits

Ninad Waingankar
10 projects • 19 followers
Embedded Systems Microcontrollers Microprocessors VLSI Designer FPGA Designer IOT

Comments

Related channels and tags
  • AMD
  • Displays
  • Displays
  • FPGAs
  • FPGAs