Kirvy Teo

2 Projects 16 Followers 0 Following

Generated RTL code from a C-to-RTL tool is not easy to understand. Here is how to increase design performance without changing any RTL.

Optimizing an FPGA HLS Design with FPGA Tool Settings

2.6K

Run a full suite of Vivado on the cloud with just your Chromebook!

"Run" Vivado on Chromebook?

902