This project tutorial walks through the process of creating a base hardware design for the Zynqberry Zero FPGA board in Vivado.
Continuing with my simple FIR filter Verilog module, this project walks through how to rewrite HDL logic when setup timing violations occur.
