Saqib Awan

3 Projects5 Followers2 Following
Bio

Hardware Engineer and Embedded Systems Enthusiast | Passionate about SoCs, RFSoCs, and Cutting-Edge Hardware Design

Joined

April 2021

Skills

FPGA, Digital Signal Processing , AMD Xilinx

Location

Islamabad, Islamabad Capital Territory, Pakistan

Projects
This tutorial shows how to generate FPGA IP cores using Vitis Model Composer, from modeling to deployment—step by step.
FPGA IP Core Generation with Vitis Model Composer
947
HIL Simulation: MATLAB to generate signal from Picoscope, digitize it using XADC(Zybo), receive it back from PS RAM, plot, and FFT in MATLAB
Hardware-in-the-Loop Simulation with MATLAB and Zyob-Z7
151
Using XADC on ZYBO Z7-20 to digitize function generator signals, transfer via DMA, and plotting in MATLAB.
Digitizing Signals with XADC on ZYBO Z7-20
671
Products11+ Add products
MATLAB
3 projects
Channels5+ Add channels
AMD
Top 10% Contributor
FPGAs
Top 25% Contributor
IFTTT
Member
Microchip
Member