An introduction to the Xilinx direct digital synthesis compiler with simple implementation on the Ultra96 V2.
Training board for essential logic gates.
WARP-V is an implementation of the RISC-V ISA that showcases the powerful modeling techniques provided by Transaction-Level Verilog.
